integer counter design by Xilinx with VHDL code

this a inter counter by vhdl video . in this video we are describing that how we can design a integer counter by vhdl and how we can see output in waveform .
for this we are using xilinx project navigator 6.1 with installed modelsim 5.4