package decalaration by VHDL xilinx project navigator

In this video we design the package by use of VHDL . package declaration is a mail part of VHDL . We design a package by name of vlsi. In this package we design two function for and gate , or gate . In the program first part we declarer the package with function name and in the program second part declare the package body with function declaration .