Job description
To execute and implement Functional Verification of various blocks in a STB SoC using latest simulation tools and methodologies.
Strong Digital Electronics fundamentals, Good overview of working of a SoC and familiarity of Serial and
Standard Bus protocols is an added advantage.
Experience of HDL simulation tools,
RTL design debugging, and know how/experience in C, language.
Understanding of basic hardware design principles and knowledge of HDL languages (VHDL, verilog)
Knowledge of MicroController and its working will be an added advantage.
Strong Debugging skills using traditional design browsing and industry standard tools.
Experience in Functional Verification of SoC’s Verification Test Environments using
Testbenches(VHDL/Verilog/SysC).
Writing and debugging of “C” Testcases based on SoC scenarios.
B.Tech/ M.Tech – Electronics
No comments:
Post a Comment